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(57) ABSTRACT 
An active inductor capable of tuning a self-resonant fre-
quency, an inductance, a Q factor, and a peak Q frequency 
by applying a tunable feedback resistor to a cascode-
grounded active inductor is disclosed. The tunable active 
inductor includes a first transistor having a source connected 
to a power supply voltage and a gate connected to first bias 
voltage; a second transistor having a drain connected to a 
drain of the first transistor and a gate connected to a second 
bias voltage; a third transistor having a drain connected to a 
source of the second transistor and a source connected to a 
ground voltage; a fourth transistor having a drain connected 
to a gate of the third transistor, a source connected to the 
ground voltage and a gate connected to a third bias voltage; 
a fifth transistor having a source connected to the drain of the 
fourth transistor and a drain connected to the power supply 
voltage. 
7 Claims, 5 Drawing Sheets 
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TUNABLE ACTIVE INDUCTOR 
PRIORITY 
2 
denotes a transconductance of a current source I2, gdsl 
denotes an equivalent output conductance for the transistor 
Ml, and 's' equals jw. 
Equation (1) shows an impedance characteristic having 
one zero and two poles. The zero exists in a place with a 
frequency of w2 ""gds/(Cgs2 +Cgdl +Cgd2 ), and the poles exist 
in a place with a frequency of WP =gmiCgs2 · 
This application claims the benefit under 35 U.S.C. §119 
to a U.S. Provisional Patent Application entitled "TUN-
ABLE ACTIVE INDUCTOR WITH VARIABLE RESIS-
TIVE FEEDBACK AND ITS APPLICATION TO BROAD-
BAND VOC's, filed in the United States patent and 
Trademark Office on Feb. 2, 2005, and assigned Ser. No. 
60/649,221, that contents of which are incorporated herein 
by reference. 
The active inductor of FIG. 1 has an advantage in that it 
provides a high gain and a high Q factor with a small size, 
10 but has a disadvantage of a very narrow operating frequency 
range between a zero frequency w2 and a gain bandwidth fr 
of the transistor M2. 
BACKGROUND OF THE INVENTION 
FIG. 2 is a diagram illustrating a cascade-grounded active 
inductor further including a transistor M3 connected to the 
1. Field of the Invention 
The present invention relates generally to a tunable active 
inductor, and in particular, to an active inductor with a high 
quality factor (Q factor) and a wide operating range, avail-
able for various radio frequency (RF) devices. 
15 drain of the transistor Ml in the active inductor of FIG. 1, 
as another example of a conventional active inductor. The 
active inductor of FIG. 2 is an active inductor whose zero 
frequency w2 is reduced by minimizing the output conduc-
tance gdsl to widen the operating frequency rage in the active 
2. Description of the Related Art 
20 inductor of FIG. 1. 
In the active inductor of FIG. 2, although its output 
impedance Z 0 u, increases from adding the transistor M3, the 
gdsl decreases, causing a decrease in the zero frequency w2 • 
As a result, the active inductor of FIG. 2 has a wide 
With the recent increasing demand for wireless personal 
communication systems, low-price and integrated process-
ing technologies are required to reduce production cost and 
system size. 25 operating frequency range. Disadvantageously, however, the 
active inductor of FIG. 2 has a low gain and a low Q factor. The most preferable technology for wireless communica-
tion systems operating at 5 GHz or below to meet this 
requirement is the Complementary Metal-Oxide Semicon-
ductor (CMOS) technology. However, when standard 
COMS technology is used for an RF part, the CMOS suffers 30 
a loss of microwave signals from silicon substrates with low 
resistance. It has proven to be extremely difficult to imple-
ment a high-quality spiral inductor with silicon substrates 
having great microwave signal loss. 
Recently, therefore, several research groups have imple- 35 
mented the spiral inductor on silicon substrates with a Q 
factor corresponding to a range of3 to 10 using multi-level 
spirals, or implemented the spiral inductor with high-resis-
tance silicon substrates. 
As another solution, bonding wires are used to rearrange 40 
the spiral inductor. However, this approach is limited to only 
certain circuit structures. 
There also exists a method of implementing an inductor 
by a CMOS RFIC active element in which equivalent 
inductive impedance can be generated. Such an active 45 
inductor has major advantages of a high Q factor and 
reduced chip size, and includes latently tunable character-
istics that the active inductor can be matched with on-chip 
filters and networks, and can be applied to LC tank circuits. 
However, the active inductor has the disadvantages of 50 
limited operation frequency range, high-noise characteristic, 
DC power consumption, and the like. 
FIG. 3 is a diagram illustrating a cascade-grounded active 
inductor further including a feedback resistor Rfin the active 
inductor of FIG. 2, as another example of a conventional 
active inductor. 
The feedback resistor Rf forms an additional inductive 
reactance of impedance at the source of the transistor M2. 
Such an inductive reactance can considerably increase an 
inductance. In addition, the increase in the inductance 
increases the Q factor. 
Basically, however, the active inductor of FIG. 3 has a 
disadvantage in that it is impossible to tune an inductance 
value, a self-resonant frequency w, and a peak Q frequency 
fQ. Furthermore, an increase in value of the feedback resistor 
Rf increases the inductance value but decreases the self-
resonant frequency w and the peak Q frequency fQ, making 
it difficult to use a high inductance value at a high frequency. 
SUMMARY OF THE INVENTION 
Therefore, the present invention aims at providing an 
active inductor capable of tuning a self-resonant frequency, 
an inductance, a Q factor, and a peak Q frequency by 
applying a tunable feedback resistor to a cascade-grounded 
active inductor. 
To achieve the above and other objects, there is provided 
a tunable active inductor including a first transistor having a 
source connected to a power supply voltage and a gate 
FIG. 1 is a diagram illustrating a grounded active inductor 
using a gyrator principle, as an example of a conventional 
active inductor. 
An input impedance of the active inductor of FIG. 1 is 
defined as: 
55 connected to first bias voltage; a second transistor having a 
drain connected to a drain of the first transistor and a gate 
connected to a second bias voltage; a third transistor having 
a drain connected to a source of the second transistor and a 
source connected to a ground voltage; a fourth transistor 
gd,1 +s(Cg,2 + Cgd! + Cgd2) 
Z;n(s)= (gd,! +gm! +sCgd2)(gm2+s(Cg,2+Cgd1)) 
(1) 60 having a drain connected to a gate of the third transistor, a 
source connected to the ground voltage and a gate connected 
to a third bias voltage; a fifth transistor having a source 
connected to the drain of the fourth transistor and a drain 
where cgdl denotes a gate-drain capacitance for a transistor 
Ml, Cgs2 and Cgd2 denote a gate-source capacitance and a 
gate-drain capacitance for a transistor M2, respectively, gm 1 
denotes a transconductance of a current source Il, gm2 
connected to the power supply voltage; and a resistor 
65 connected between the drain of the first transistor and a gate 
of the fifth transistor, a resistance value of the resistor being 
tunable. 
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Preferably, the resistor includes a first resistor connected 
between the drain of the first transistor and the gate of the 
fifth transistor; and a sixth transistor having a drain con-
nected to the drain of the first transistor, a source connected 
to the gate of the fifth transistor and a gate connected to a 
fourth bias voltage. The resistor tunes the resistance value by 
tuning the fourth bias voltage. 
4 
Assuming that a value of the R) is defined as Equation (2), 
a Q factor, a peak Q frequency fQ, and a self-resonant 
frequency co are calculated by Equation (3) to Equation (5), 
respectively. 
(2) 
Preferably, the first transistor tunes an output conductance 
thereof by tuning the first bias voltage. Preferably, the first 
transistor is a PMOS-type transistor and the fourth transistor 10 
is an NMOS-type transistor. where gdsR denotes an output conductance for the transistor 
MR. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The above and other objects, features and advantages of 15 
the present invention will become more apparent from the 
following detailed description when taken in conjunction 
with the accompanying drawings in which: 
w[Cg,5(gd,5 + g<Jsp) + Cg,,gmN(l + 2Rj g<Jsp)- (3) 
w
2c;,4c;,4Rj{l + Rj(gd,5 + gd,p))] 
Q '°" -~[-gm~N~g-d,~P-+~gds~6-(g-d-,5~+-g_ds_P_)--w~2 C-g-,4--
FIG. 1 is a circuit diagram illustrating an example of a 
conventional active inductor; 20 
FIG. 2 is a circuit diagram illustrating an example of a 
conventional active inductor; 
FIG. 3 is a circuit diagram illustrating another example of 
a conventional active inductor; 
FIG. 4 is a circuit diagram illustrating an active inductor 25 
according to an embodiment of the present invention; 
where gdss' gds6 and gdsP denote output conductances for the 
transistors MS, M6 and MP, respectively, Cgs4 and Cgss 
denote gate-source capacitances for the transistors M4 and 
MS, respectively, gmN denotes a transconductance of the 
transistor MN serving as a current source, and co denotes a 
self-resonant frequency. FIG. S is a graph illustrating simulation results on an 
inductance value of an active inductor implemented with 
SiGe BiCMOSs according to an embodiment of the present 
invention; 
FIG. 6 is a graph illustrating simulation results on a Q 
factor value of an active inductor implemented with SiGe 
BiCMOSs according to an embodiment of the present inven-
tion; 
30 (4) 
(5) 
FIG. 7 is a graph illustrating simulation results of an 35 
inductance value of an active inductor implemented with 
Si-CMOSs according to an embodiment of the present 
invention; and 
Cg,5(gds5 + g<Jsp) + Cg,4gmN(l + 2Rjgd,p) 
Ci,4Cg,5Rj{l + Rj(gd,5 + gd,p)) 
As can be understood from Equation (3) to Equation (5), 
the active inductor according to an embodiment of the 
present invention can maintain the Q factor, the peak Q 
frequency fQ, and the self-resonant frequency co by tuning 
FIG. 8 is a graph illustrating simulation results of a Q 
factor value of an active inductor implemented with Si- 40 
CMOSs according to an embodiment of the present inven-
tion. the gdsP' even though the R) increases. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENT 
A preferred embodiment of the present invention will now 
be described in detail with reference to the annexed draw-
ings. In the following description, a detailed description of 
known functions and configurations incorporated herein has 
been omitted for conciseness. 
FIG. 4 is a circuit diagram of an active inductor according 
to an embodiment of the present invention. As illustrated in 
FIG. 4, an active inductor according to an embodiment of the 
present invention has the cascade-grounded structure with a 
tunable feedback resistor. 
More specifically, the active inductor according to the 
present invention has a gyrator structure including a tran-
sistor M4 and a transistor M6, wherein a transistor MS is 
connected to the transistor M6 in a cascade manner, and has 
a tunable feedback resistor R) intervening between a drain 
of the transistor MS and a gate of the transistor M4. A 
transistor MP, which is a PMOS-type transistor, serves as a 
current source, and a transistor MN, which is an NM OS-type 
transistor, also serves as a current source. The tunable 
feedback resistor R) includes a resistor Rf and a transistor 
MR. 
Since the tunable feedback resistor R) includes the resis-
tor Rfand the transistor MR, it is possible to tune a resistance 
45 of the R) by tuning a voltage Vtune connected to a gate of the 
transistor MR. In addition, the gdsP is tuned by tuning a 
voltage V biasP connected to a gate of the transistor MP. 
FIGS. S and 6 are graphs illustrating performances mea-
sured by tuning the voltage Vtune in the active inductor of 
50 FIG. 4 implemented with 0.18 µm SiGe BiCMOSs. Specifi-
cally, FIG. S is a graph illustrating an inductance value 
according to a change in frequency, and FIG. 6 is a graph 
illustrating a Q factor value according to a change in 
frequency. When the novel active inductor is implemented 
55 with SiGe BiCMOSs, the inductance value can be realized 
in the range of 0.1 nH to 8 nH, and the Q factor value can 
be realized in the range of 2 GHz to 8 GHz. 
FIGS. 7 and 8 are graphs illustrating performances mea-
sured by tuning the voltage Vtune in the active inductor of 
60 FIG. 4 implemented with 0.18 µm Si-CMOSs. Specifically, 
FIG. 7 is a graph illustrating an inductance value according 
to a change in frequency, and FIG. 8 is a graph illustrating 
a Q factor value according to a change in frequency. When 
the novel active inductor is implemented with Si-CMOSs, 
65 the inductance value can be realized in the range of 0.1 nH 
to 15 nH, and the Q factor value can be realized in the range 
of 0.5 GHz to 3 GHz. 
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As described above, the active inductor according to an 
embodiment of the present invention can tune the induc-
tance, the Q factor, the peak Q frequency, and the self-
resonant frequency by simply tuning the tunable feedback 
resistor R) and the gdsP· 
Furthermore, because the Q factor and the peak Q fre-
quency are tuned according to the inductance value, the 
active inductor according to the present invention has many 
available frequencies and thus can freely tune the inductance 
value over a wide frequency range in real time. 
In addition, the active inductor according to an embodi-
ment of the present invention can be implemented with a 
narrow width, contributing to low power consumption. 
10 
While the invention has been shown and described with 
reference to a certain preferred embodiment thereof, it will 15 
be understood by those skilled in the art that various changes 
6 
a fifth transistor having a source connected to the drain of 
the fourth transistor and a drain connected to the power 
supply voltage; and 
a resistor connected between the drain of the first tran-
sistor and a gate of the fifth transistor, a resistance value 
of the resistor being tunable. 
2. The tunable active inductor of claim 1, wherein the 
resistor comprises: 
a first resistor connected between the drain of the first 
transistor and the gate of the fifth transistor; and 
a sixth transistor having a drain connected to the drain of 
the first transistor, a source connected to the gate of the 
fifth transistor and a gate connected to a fourth bias 
voltage. 
3. The tunable active inductor of claim 2, wherein the 
resistor tunes the resistance value by tuning the fourth bias 
voltage. 
in form and details may be made therein without departing 
from the spirit and scope of the invention as defined by the 
appended claims. 
What is claimed is: 
1. A tunable active inductor comprising: 
a first transistor having a source connected to a power 
supply voltage and a gate connected to a first bias 
voltage; 
4. The tunable active inductor of claim 3, wherein the first 
20 transistor tunes an output conductance thereof by tuning the 
first bias voltage. 
a second transistor having a drain connected to a drain of 25 
the first transistor and a gate connected to a second bias 
voltage; 
5. The tunable active inductor of claim 4, wherein the first 
transistor is a PM OS-type transistor and the fourth transistor 
is an NMOS-type transistor. 
6. The tunable active inductor of claim 1, wherein the first 
transistor tunes an output conductance thereof by tuning the 
first bias voltage. a third transistor having a drain connected to a source of 
the second transistor and a source connected to a 
ground voltage; 
a fourth transistor having a drain connected to a gate of 
the third transistor, a source connected to the ground 
voltage and a gate connected to a third bias voltage; 
7. The tunable active inductor of claim 6, wherein the first 
30 transistor is a PM OS-type transistor and the fourth transistor 
is an NMOS-type transistor. 
* * * * * 
